|
`όHπΝc[
|
Hyper Lynx@LineSim
/ BoardSim-GHz
EMCπΝ/NXg[NπΝ
|
|
dlbΞτc[
|
C₯fB₯V[@EMCibWx[XAVXg
|
|
C₯fB₯V[@ΚπΝVXe
|
|
ξΒέvb`c
|
}€@CR-5000/BD
|
|
}€@CR-5000/PWS
|
|
CEfBEV[@CADVANCE ΏIII-Design@
|
|
ρHέvb`c
|
}€@CR-5000/SD
|
|
OrCAD Capture
Rev.9.2`Rev.16.0
|
|
FPGAέv\tg
|
Altera@Quartus
II
|
|
Xilinx@ISE
Foundation
|
|
ModelSim PE VHDL/Verilog
|
|
ModelSim PE
Designer PLUS (VHDL/Verilog¬έSim)
|
|
@\έv\tg
|
AutoCAD LT2000
|